A Hybrid 1<sup>st</sup>/2<sup>nd</sup>-Order VCO-Based CTDSM With Rail-to-Rail Artifact Tolerance for Bidirectional Neural Interface-Reference-Cited by-同舟云学术

A Hybrid 1^st/2^nd-Order VCO-Based CTDSM With Rail-to-Rail Artifact Tolerance for Bidirectional Neural Interface

Published:2022-06 Issue:6 Volume:69 Page:2682-2686
ISSN:1549-7747
Container-title:IEEE Transactions on Circuits and Systems II: Express Briefs
language:
Short-container-title:IEEE Trans. Circuits Syst. II

Author:

Liu Huaiyu¹^ORCID,Guo Tongtong¹,Yan Peng¹,Qi Liang¹^ORCID,Chen Mingyi¹^ORCID,Wang Guoxing¹^ORCID,Liu Yan¹^ORCID

Affiliation:

1. Department of Micro-Nano Electronics, Bio-Circuits and Systems Laboratory, Shanghai Jiao Tong University, Shanghai, China

Funder

Shanghai Pujiang Program

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/8920/9786589/09718507.pdf?arnumber=9718507

Reference16 articles.

1. A 2.7-$\mu$ W Neuromodulation AFE With 200 mVpp Differential-Mode Stimulus Artifact Canceler Including On-Chip LMS Adaptation

2. A 15.2-ENOB 5-kHz BW 4.5- $\mu$ W Chopped CT $\Delta\Sigma$ -ADC for Artifact-Tolerant Neural Recording Front Ends

3. Extracellular recording and analysis of neuronal activity: From single cells to ensembles;nadasdy;Neuronal Ensembles Strategies for Recording and Decoding,1998

4. A 64-Channel Versatile Neural Recording SoC With Activity-Dependent Data Throughput

5. Highly Digital Second-Order $\Delta\Sigma$ VCO ADC

Cited by 9 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. An Energy-Efficient 12-Bit VCO-Based Incremental Zoom ADC with Fast Phase-Alignment Scheme for Multi-Channel Biomedical Applications;Electronics;2024-05-02

2. A CT DSM with DAC Scaling Technique for Direct Neural Recording Front-End;2023 IEEE 15th International Conference on ASIC (ASICON);2023-10-24

3. A Zoom Architecture Using Linear-Exponential Incremental ADC;2023 21st IEEE Interregional NEWCAS Conference (NEWCAS);2023-06-26

4. A Two-Phase Linear-Exponential Incremental ADC with Second-order Noise Coupling;2023 IEEE International Symposium on Circuits and Systems (ISCAS);2023-05-21

5. A Two-step Linear-Exponential Incremental ADC with Slope Extended Counting;2023 IEEE International Symposium on Circuits and Systems (ISCAS);2023-05-21