LAC: A Novel Lightweight Asynchronous Controller With Optimized Phase Shift-Reference-Cited by-同舟云学术

LAC: A Novel Lightweight Asynchronous Controller With Optimized Phase Shift

Published:2024-08 Issue:8 Volume:71 Page:3920-3924
ISSN:1549-7747
Container-title:IEEE Transactions on Circuits and Systems II: Express Briefs
language:
Short-container-title:IEEE Trans. Circuits Syst. II

Author:

Wang Huiyao¹^ORCID,Xiao Shanlin²^ORCID,Zhou Lingfeng¹^ORCID,Wang Jinghai¹,Xu Zeyang¹^ORCID,Wang Bohan¹^ORCID,Yu Zhiyi²^ORCID

Affiliation:

1. School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China

2. School of Microelectronics Science and Technology, Guangdong Provincial Key Laboratory, Optoelectronic Information Processing Chips and Systems, Sun Yat-sen University, Zhuhai, China

Funder

National Natural Science Foundation of China

Key-Area Research and Development Program of Guangdong Province

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Link

http://xplorestaging.ieee.org/ielx7/8920/10617442/10445314.pdf?arnumber=10445314

Reference20 articles.

1. TrueNorth: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip

2. Loihi: A Neuromorphic Manycore Processor with On-Chip Learning

3. A Data-Driven Asynchronous Neural Network Accelerator

4. From Signal Transition Graphs to Timing Closure: Application to Bundled-Data Circuits

5. A Low-Power Asynchronous RISC-V Processor With Propagated Timing Constraints Method

Cited by 2 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Better-Than-Worst-Case: A Frequency Adaptation Asynchronous RISC-V Core With Vector Extension;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2024-06

2. Toward Efficient Asynchronous Circuits Design Flow Using Backward Delay Propagation Constraint;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2024