Author:
Taram Mohammadkazem,Venkat Ashish,Tullsen Dean M.
Funder
NSF
NSF/Intel Foundational Microarchitecture Research
DARPA
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Securing a RISC-V architecture: A dynamic approach;2023 Design, Automation & Test in Europe Conference & Exhibition (DATE);2023-04
2. Speculative Code Compaction: Eliminating Dead Code via Speculative Microcode Transformations;2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO);2022-10
3. Detection of Cache Side Channel Attacks Using Thread Level Monitoring of Hardware Performance Counters;2021 IEEE 14th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC);2021-12
4. CHEx86: Context-Sensitive Enforcement of Memory Safety via Microcode-Enabled Capabilities;2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA);2020-05
5. Packet Chasing: Spying on Network Packets over a Cache Side-Channel;2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA);2020-05