Time-Interleaved Switched Emitter Followers to Extend Front-End Sampling Rates to up to 200 GS/s-Reference-Cited by-同舟云学术

Time-Interleaved Switched Emitter Followers to Extend Front-End Sampling Rates to up to 200 GS/s

Published:2022-09 Issue:9 Volume:57 Page:2599-2610
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Thomas Philipp¹^ORCID,Finkbeiner Jakob¹^ORCID,Grozing Markus¹^ORCID,Berroth Manfred¹^ORCID

Affiliation:

1. Institute of Electrical and Optical Communications Engineering, University of Stuttgart, Stuttgart, Germany

Funder

European Union within the ECSELJU H2020 project Towards Advanced BiCMOS Nanotechnology Platforms for RF and THz Applications

German Federal Ministry of Education and Research

German Research Foundation within the Priority Program SPP 2111

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/4/9866858/09844705.pdf?arnumber=9844705

Reference22 articles.

1. 64-GS/s 6-bit track-and-hold circuit with more than 61 GHz bandwidth at 1.0 $\text{v}_{pp}$ input voltage swing in 90-nm SiGe BiCMOS technology;thomas;Proc IEEE Int Symp Circuits Syst (ISCAS),2021

2. Analog Demultiplexer Operating at up to 200 GS/s Using Four Time Interleaved Switched Emitter Followers with a 50% Duty Cycle Clock

3. Track and Hold Amplifier Investigation for 100-GHz Bandwidth, 200-GS/s ADC Front Ends

4. 110-GHz-Bandwidth InP-HBT AMUX/ADEMUX Circuits for Beyond-1-Tb/s/ch Digital Coherent Optical Transceivers

5. Design of a 55-nm SiGe BiCMOS 5-bit Time-Interleaved Flash ADC for 64-Gbd 16-QAM Fiberoptics Applications

Cited by 6 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Pulse Compression Shape-Based ADC/DAC Chain Synchronization Measurement Algorithm with Sub-Sampling Resolution;Sensors;2024-04-29

2. A 200–256-GS/s Current-Mode 4-Way Interleaved Sampling Front-End With Over 67-GHz Bandwidth Using a Slew-Rate Insensitive Clocking Scheme;IEEE Journal of Solid-State Circuits;2024

3. GHz-class Photonic Tunable Interleaver with Timing Jitter Compression Below 100 fs Based on a MHz-Class Low-Frequency Arbitrary Waveform Generator Upgraded by Optical Time Compression;2023 International Conference on Photonics in Switching and Computing (PSC);2023-09-26

4. High-Linearity High-Bandwidth (>20GHz) T&H Front Ends Using Active Bootstrapping and Heterogeneous SiGe/CMOS Circuit Co-Design;2023 IEEE International Symposium on Circuits and Systems (ISCAS);2023-05-21

5. Enhanced Darlington fT -doubler Structure in a 25 GS/s Track-and- Hold Amplifier for Bandwidth Improvement;IEICE ELECTRON EXPR;2023