Reconfigurable Hardware Design Approach for Economic Neural Network-Reference-Cited by-同舟云学术

Reconfigurable Hardware Design Approach for Economic Neural Network

Author:

Khalil Kasem¹^ORCID,Kumar Ashok²^ORCID,Bayoumi Magdy³

Affiliation:

1. Electrical and Computer Engineering Department, University of Mississippi, Oxford, MS, USA

2. Center for Advanced Computer Studies, University of Louisiana at Lafayette, Lafayette, LA, USA

3. Department of Electrical and Computer Engineering, University of Louisiana at Lafayette, Lafayette, LA, USA

Funder

University of Louisiana at Lafayette

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

Reference24 articles.

2. Artificial neural networks in hardware;zheng;Learning in Energy-Efficient Neuromorphic Computing Algorithm and Architecture Co-Design,2020

3. A scalable network-on-chip based neural network implementation on FPGAs;bui;Proc IEEE-RIVF Int Conf Comput Commun Technol (RIVF),2019

5. Resource sharing in feed forward neural networks for energy efficiency;zyarah;Proc IEEE 60th Int Midwest Symp Circuits Syst (MWSCAS),2017

Cited by 23 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Survey on Neural Network Hardware Accelerators;IEEE Transactions on Artificial Intelligence;2024-08

2. Efficient Hardware Implementation of Artificial Neural Networks on FPGA;2024 IEEE 6th International Conference on AI Circuits and Systems (AICAS);2024-04-22

4. Hardware-Acceleration Based Privacy-Aware Authentication Scheme for Internet of Vehicles;2024 IEEE 3rd International Conference on Computing and Machine Intelligence (ICMI);2024-04-13

5. Efficient FPGA Implementation of Feedback Perceptron for Hardware Acceleration;2024 IEEE 3rd International Conference on Computing and Machine Intelligence (ICMI);2024-04-13