Rethinking Parallel Memory Access Pattern in Number Theoretic Transform Design-Reference-Cited by-同舟云学术

Rethinking Parallel Memory Access Pattern in Number Theoretic Transform Design

Published:2023-05 Issue:5 Volume:70 Page:1689-1693
ISSN:1549-7747
Container-title:IEEE Transactions on Circuits and Systems II: Express Briefs
language:
Short-container-title:IEEE Trans. Circuits Syst. II

Author:

Geng Yue¹^ORCID,Hu Xiao¹^ORCID,Li Minghao¹^ORCID,Wang Zhongfeng¹^ORCID

Affiliation:

1. School of Electronic Science and Engineering, Nanjing University, Nanjing, China

Funder

National Key Research and Development Program of China

National Natural Science Foundation of China

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/8920/10124122/10079124.pdf?arnumber=10079124

Reference16 articles.

1. ReMCA: A Reconfigurable Multi-Core Architecture for Full RNS Variant of BFV Homomorphic Evaluation

2. CFNTT: Scalable radix-2/4 NTT multiplication architecture with an efficient conflict-free memory mapping scheme;chen;IACR Transactions on Cryptographic Hardware and Embedded Systems,2022

3. HEAX

4. A Highly Unified Reconfigurable Multicore Architecture to Speed Up NTT/INTT for Homomorphic Polynomial Multiplication

Cited by 6 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Post-Quantum Encryption Mechanism Based on Convolutional Neural Network Accelerator;IEEE Transactions on Circuits and Systems II: Express Briefs;2024-08

2. HMNTT: A Highly Efficient MDC-NTT Architecture for Privacy-preserving Applications;Proceedings of the Great Lakes Symposium on VLSI 2024;2024-06-12

3. Unified-pipelined NTT Architecture for Polynomial Multiplication in Lattice-based Cryptosystems;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19

4. ALT: Area-Efficient and Low-Latency FPGA Design for Torus Fully Homomorphic Encryption;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2024-04

5. Heterogeneous Reconfigurable Accelerator for Homomorphic Evaluation on Encrypted Data;IEEE Access;2024