A RISC-V-based Research Platform for Rapid Design Cycle-Reference-Cited by-同舟云学术

A RISC-V-based Research Platform for Rapid Design Cycle

Published:2022-05-28 Issue: Volume: Page:
ISSN:
Container-title:2022 IEEE International Symposium on Circuits and Systems (ISCAS)
language:
Short-container-title:

Author:

Garzon Esteban¹,Golman Roman¹,Harel Odem¹,Noy Tzachi¹,Kra Yehuda¹,Pollock Asaf¹,Yuzhaninov Slava¹,Shoshan Yonatan¹,Rudin Yehuda¹,Weitzman Yoav¹,Lanuzza Marco²,Teman Adam¹

Affiliation:

1. Bar-Ilan University,Emerging Nanoscaled Integrated Circuits & Systems (EnICS) Labs, Faculty of Engineering,Ramat-Gan,Israel,5290002

2. University of Calabria,Modeling, Electronics and Systems (DIMES),Department of Computer Engineering,Rende,Italy,87036

Funder

Ministry of Science and Technology

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/9937201/9937203/09937866.pdf?arnumber=9937866

Reference6 articles.

1. A 1-Mbit Fully Logic-Compatible 3T Gain-Cell Embedded DRAM in 16-nm FinFET

2. WP 2.0: Signoff-Quality Implementation and Validation of Energy-Efficient Clock-Less Wave Propagated Pipelining

3. Silicon-Proven Clockless WavePropagated Pipelining for High-Throughput, Energy-Efficient Processing;kra;ISCAS 2021 Late-breaking News (LBN),0

4. An 800-MHz Mixed-VT 4T IFGC Embedded DRAM in 28-nm CMOS Bulk Process for Approximate Storage Applications;giterman;IEEE JSSC,2018

5. cv32e40p (RI5CY) core;schiavone,0

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Selfie5: An Autonomous, Self-Contained Verification Approach for High-Throughput Random Testing of Programmable Processors;2024 Design, Automation & Test in Europe Conference & Exhibition (DATE);2024-03-25

2. HAMSA-DI: A Low-Power Dual-Issue RISC-V Core Targeting Energy-Efficient Embedded Systems;IEEE Transactions on Circuits and Systems I: Regular Papers;2024-01

3. Efficient Implementation of Many-Ported Memories by Using Standard-Cell Memory Approach;IEEE Access;2023