Author:
Shpiner Alexander,Kantor Erez,Li Pu,Cidon Israel,Keslassy Isaac
Funder
European Research Council
Intel ICRI-CI Center
Technion Funds for Security Research
Israel Ministry of Science and Technology
NSF
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Computational Theory and Mathematics,Hardware and Architecture,Signal Processing
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Timed Loops for Distributed Storage in Wireless Networks;IEEE Transactions on Parallel and Distributed Systems;2022-03-01
2. Area and energy-efficient buffer designs for NoC based on domain-wall memory;IEICE Electronics Express;2021-07-25
3. Flexible and Efficient QoS Provisioning in AXI4-based Network-on-Chip Architecture;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2021
4. Minimally buffered deflection routing with in-order delivery in a torus;Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip;2017-10-19
5. Consideration of the Flit Size for Deflection Routing based Network-on-Chips;Proceedings of the 1st International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems - AISTECS '16;2016