Author:
Yan Fei,Zhang Zhuangzhuang,Ding Zhaodong,Zhang Huaxi,Liu Yinping,Liu Jia
Funder
National Natural Science Foundation of China
Reference20 articles.
1. A design of interconnection architecture based on AXI4.0 bus[J];hongjiang;Electronic Design Engineering,2020
2. Is Your Bus Arbiter Really Fair? Restoring Fairness in AXI Interconnects for FPGA SoCs
3. FPGA implementation of r-FIFO-based high-speed data acquisition IOT architecture model
4. FPGA-based AXI4 bus timing design and implementation [J];fei;Application of Electronic Technology,2015
5. Design of high-speed image data transmission system based on DDR2 [J];yongfeng;Application of Electronic Technology,2020