Is Your Bus Arbiter Really Fair? Restoring Fairness in AXI Interconnects for FPGA SoCs

Author:

Restuccia Francesco1,Pagani Marco2,Biondi Alessandro1,Marinoni Mauro1,Buttazzo Giorgio1

Affiliation:

1. Scuola Superiore Sant’Anna, Pisa, Italy

2. Scuola Superiore Sant’Anna and CRIStAL (Univ. Lille, CNRS, Centrale Lille, UMR 9189), Lille, France

Abstract

AMBA AXI is a popular bus protocol that is widely adopted as the medium to exchange data in field-programmable gate array system-on-chips (FPGA SoCs). The AXI protocol does not specify how conflicting transactions are arbitrated and hence the design of bus arbiters is left to the vendors that adopt AXI. Typically, a round-robin arbitration is implemented to ensure a fair access to the bus by the master nodes, as for the popular SoCs by Xilinx. This paper addresses a critical issue that can arise when adopting the AXI protocol under round-robin arbitration; specifically, in the presence of bus transactions with heterogeneous burst sizes. First, it is shown that a completely unfair bandwidth distribution can be achieved under some configurations, making possible to arbitrarily decrease the bus bandwidth of a target master node. This issue poses serious performance, safety, and security concerns. Second, a low-latency (one clock cycle) module named AXI burst equalizer (ABE) is proposed to restore fairness. Our investigations and proposals are supported by implementations and tests upon three modern SoCs. Experimental results are reported to confirm the existence of the issue and assess the effectiveness of the ABE with bus traffic generators and hardware accelerators from the Xilinx’s IP library.

Publisher

Association for Computing Machinery (ACM)

Subject

Hardware and Architecture,Software

Cited by 26 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Towards Zero-Trust Hardware Architectures in Safety and Security Critical System-on-Chips;2024 IEEE 3rd Real-Time and Intelligent Edge Computing Workshop (RAGE);2024-05-13

2. AXI-REALM: A Lightweight and Modular Interconnect Extension for Traffic Regulation and Monitoring of Heterogeneous Real-Time SoCs;2024 Design, Automation & Test in Europe Conference & Exhibition (DATE);2024-03-25

3. NPRC-I/O: An NoC-Based Real-Time I/O System With Reduced Contention and Enhanced Predictability;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2023-12

4. Application Design Issues;Hard Real-Time Computing Systems;2023-09-25

5. Work-in-Progress: mixing computation and interaction on FPGA;Proceedings of the International Conference on Embedded Software;2023-09-17

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3