Author:
Cui Huimin,Xue Jingling,Wang Lei,Yang Yang,Feng Xiaobing,Fan Dongrui
Cited by
9 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Bandwidth-Aware Loop Tiling for DMA-Supported Scratchpad Memory;Proceedings of the ACM International Conference on Parallel Architectures and Compilation Techniques;2020-09-30
2. Revisiting Loop Tiling for Datacenters;Proceedings of the 2018 International Conference on Supercomputing;2018-06-12
3. Predicting Cross-Core Performance Interference on Multicore Processors with Regression Analysis;IEEE Transactions on Parallel and Distributed Systems;2016-05-01
4. Dynamic I/O-Aware Scheduling for Batch-Mode Applications on Chip Multiprocessor Systems of Cluster Platforms;Journal of Computer Science and Technology;2014-01
5. HERCULES/PL;Proceedings of the 1st Workshop on Programming Language Evolution - PLE '14;2014