System exploration and technology demonstration of 3D Wafer-to-Wafer integrated STT-MRAM based caches for advanced Mobile SoCs
Author:
Perumkunnil M.1,
Yasin F.1,
Rao S.1,
Salahuddin S. M.1,
Milojevic D.1,
Van der Plas G.1,
Ryckaert J.1,
Beyne Eric1,
Furnemont A.1,
Kar G.S.1
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献