1. VirtualSync+: Timing Optimization With Virtual Synchronization;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2022-12
2. Buffer Reduction Via N-Phase Clocking in Adiabatic Quantum-Flux-Parametron Benchmark Circuits;IEEE Transactions on Applied Superconductivity;2021-09
3. Virtualsync;Proceedings of the 55th Annual Design Automation Conference;2018-06-24
4. Retiming Pulsed-Latch Circuits With Regulating Pulse Width;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2011-08