Author:
Gupta S.,Dutt N.,Gupta R.,Nicolau A.
Cited by
135 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Translation Validation of Information Leakage of Compiler Optimizations;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2023-11
2. Parallelising Control Flow in Dynamic-scheduling High-level Synthesis;ACM Transactions on Reconfigurable Technology and Systems;2023-09
3. ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators;Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2;2023-01-27
4. Quantifying Information Leakage for Security Verification of Compiler Optimizations;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2022-11
5. Dynamic Inter-Block Scheduling for HLS;2022 32nd International Conference on Field-Programmable Logic and Applications (FPL);2022-08