An Energy-Efficient Binary-Interfaced Stochastic Multiplier Using Parallel Datapaths-Reference-Cited by-同舟云学术

An Energy-Efficient Binary-Interfaced Stochastic Multiplier Using Parallel Datapaths

Published:2023-09 Issue:9 Volume:31 Page:1439-1443
ISSN:1063-8210
Container-title:IEEE Transactions on Very Large Scale Integration (VLSI) Systems
language:
Short-container-title:IEEE Trans. VLSI Syst.

Author:

Zhang Yongqiang¹^ORCID,Liu Siting²^ORCID,Han Jie³^ORCID,Lin Zhendong¹^ORCID,Wang Shaowei¹^ORCID,Cheng Xin¹^ORCID,Xie Guangjun¹^ORCID

Affiliation:

1. School of Microelectronics, Hefei University of Technology, Hefei, China

2. School of Information Science and Technology, ShanghaiTech University, Shanghai, China

3. Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada

Funder

Fundamental Research Funds for the Central Universities of China

Natural Sciences and Engineering Research Council (NSERC) of Canada

Natural Science Foundation of Anhui Province

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Hardware and Architecture,Software

Link

Reference19 articles.

Cited by 4 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

2. Accelerator Design using 3D Stacked Capacitorless DRAM for Large Language Models;2024 IEEE 6th International Conference on AI Circuits and Systems (AICAS);2024-04-22