Author:
Moo-Young Kim ,Dongsuk Shin ,Hyunsoo Chae ,Chulwoo Kim
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Cited by
10 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A 0.5-V all-digital clock-deskew buffer with I/Q phase outputs;Analog Integrated Circuits and Signal Processing;2017-06-29
2. A Synchronous Mirror Delay with Duty-Cycle Tunable Technology;2015 IEEE 18th International Symposium on Design and Diagnostics of Electronic Circuits & Systems;2015-04
3. An IR-UWB Transmitter for Ranging Systems;IEEE Transactions on Circuits and Systems II: Express Briefs;2013-11
4. An All-Digital Clock Synchronization Buffer With One Cycle Dynamic Synchronizing;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2012-10
5. A 15 MHz to 600 MHz, 20 mW, 0.38 mm$^{2}$ Split-Control, Fast Coarse Locking Digital DLL in 0.13 $\mu$m CMOS;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2012-03