Sense Amplifier Half-Buffer (SAHB): A Low-Power High-Performance Asynchronous Logic QDI Cell Template-Reference-Cited by-同舟云学术

Sense Amplifier Half-Buffer (SAHB): A Low-Power High-Performance Asynchronous Logic QDI Cell Template

Published:2016 Issue: Volume: Page:1-14
ISSN:1063-8210
Container-title:IEEE Transactions on Very Large Scale Integration (VLSI) Systems
language:
Short-container-title:IEEE Trans. VLSI Syst.

Author:

Chong Kwen-Siong,Ho Weng-Geng^ORCID,Lin Tong,Gwee Bah-Hwee,Chang Joseph S.

Funder

Agency for Science Technology and Research Singapore within the Science and Engineering Research Council 2013 through the Public Sector Research Funding

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Hardware and Architecture,Software

Link

http://xplorestaging.ieee.org/ielx7/92/4359553/07516684.pdf?arnumber=7516684

Cited by 12 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Design of Low Power and Robust Asynchronous SRAM Generated Using AMC Involving SAHB Circuit with QDI Logic;Journal of The Institution of Engineers (India): Series B;2024-03-26

2. Granular Transistor-Level Approaches for QDI Asynchronous Crossbar Switches;2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS);2023-08-06

3. Efficient Transistor-Level QDI Asynchronous Switch for Neuromorphic Systems;2023 21st IEEE Interregional NEWCAS Conference (NEWCAS);2023-06-26

4. Crosstalk Analysis of Delay-Insensitive Code in High-Speed Package Interconnects;Micromachines;2023-05-11

5. Design of Asynchronous Pipelines with QDI Template Using Commercial FPGA;2022 IEEE 13th Latin America Symposium on Circuits and System (LASCAS);2022-03-01