Author:
Priyanka B.,Gokul. M,Nigitha. A,Poomica. J.T
Cited by
8 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. The design of Wishbone-IIC Master Bus Verification Platform Based on UVM;2024 4th International Conference on Electronics, Circuits and Information Engineering (ECIE);2024-05-24
2. Development of Serial Driver Verification Environment Module Using UVM Method;2024 5th International Conference on Intelligent Communication Technologies and Virtual Mobile Networks (ICICV);2024-03-11
3. RTL to GDS Implementation and Verification of UART using UVM and OpenROAD;2024 IEEE 14th Annual Computing and Communication Workshop and Conference (CCWC);2024-01-08
4. Design and Analysis of UART Protocol with Sec-Ded and Implementation on FPGA;2023 14th International Conference on Computing Communication and Networking Technologies (ICCCNT);2023-07-06
5. Five Stage Pipelined MIPS Processor Verification Scoreboard Module using UVM;2023 International Conference in Advances in Power, Signal, and Information Technology (APSIT);2023-06-09