1. Design and Implementation of 5 Stages Pipelined Architecture in 32 Bit RISC Processor;katke;IJETAE,2012
2. VLSI Design and Optimized Implementation of a MIPS RISC Processor using XILINX Tool;jain;International Journal of Advanced Research in Computer Science and Electronics Engineering (IJARCSEE),2012
3. Pipelined MIPS With Improved Datapath;kaur;IJERA,2013
4. Verification of a RISC processor IP Core using System Verilog;sethulekshmi;IEEE WiSPNET 2016 conference,0
5. A Review on Electroencephalogram Based Brain Computer Interface for Elderly Disabled