15.2 A 28nm 64Kb Inference-Training Two-Way Transpose Multibit 6T SRAM Compute-in-Memory Macro for AI Edge Chips-Reference-Cited by-同舟云学术

15.2 A 28nm 64Kb Inference-Training Two-Way Transpose Multibit 6T SRAM Compute-in-Memory Macro for AI Edge Chips

Published:2020-02 Issue: Volume: Page:
ISSN:
Container-title:2020 IEEE International Solid- State Circuits Conference - (ISSCC)
language:
Short-container-title:

Author:

Su Jian-Wei,Si Xin,Chou Yen-Chi,Chang Ting-Wei,Huang Wei-Hsing,Tu Yung-Ning,Liu Ruhui,Lu Pei-Jung,Liu Ta-Wei,Wang Jing-Hong,Zhang Zhixiao,Jiang Hongwu,Huang Shanshi,Lo Chung-Chuan,Liu Ren-Shuo,Hsieh Chih-Cheng,Tang Kea-Tiong,Sheu Shyh-Shyuan,Li Sih-Han,Lee Heng-Yuan,Chang Shih-Chieh,Yu Shimeng,Chang Meng-Fan

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/9046640/9062887/09062949.pdf?arnumber=9062949

Cited by 146 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. SITU: Stochastic input encoding and weight update thresholding for efficient memristive neural network in-situ training;Neurocomputing;2024-11

2. ISSA: Architecting CNN Accelerators Using Input-Skippable, Set-Associative Computing-in-Memory;IEEE Transactions on Computers;2024-09

3. An 8b-Precison 16-Kb FDSOI 8T SRAM CIM macro based on time-domain for energy-efficient edge AI devices;Microelectronics Journal;2024-09

4. SP-PIM: A Super-Pipelined Processing-In-Memory Accelerator With Local Error Prediction for Area/Energy-Efficient On-Device Learning;IEEE Journal of Solid-State Circuits;2024-08

5. A Dual 7T SRAM-Based Zero-Skipping Compute- In-Memory Macro With 1-6b Binary Searching ADCs for Processing Quantized Neural Networks;IEEE Transactions on Circuits and Systems I: Regular Papers;2024-08