A High-Performance ECC Processor Over Curve448 Based on a Novel Variant of the Karatsuba Formula for Asymmetric Digit Multiplier-Reference-Cited by-同舟云学术

A High-Performance ECC Processor Over Curve448 Based on a Novel Variant of the Karatsuba Formula for Asymmetric Digit Multiplier

Published:2022 Issue: Volume:10 Page:67470-67481
ISSN:2169-3536
Container-title:IEEE Access
language:
Short-container-title:IEEE Access

Author:

Awaludin Asep Muhamad¹^ORCID,Park Jonguk¹^ORCID,Wardhani Rini Wisnu¹,Kim Howon¹^ORCID

Affiliation:

1. School of Computer Science and Engineering, Pusan National University, Busan, South Korea

Funder

Energy Cloud Research and Development Program through the National Research Foundation of Korea

Ministry of Science, ICT

Institute for Information & Communications Technology Planning & Evaluation (IITP) Grant through the Korea Government [(Ministry of Science and ICT (MSIT)]

Convergence Security Core Talent Training Business

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

General Engineering,General Materials Science,General Computer Science,Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/6287639/9668973/09801857.pdf?arnumber=9801857

Reference33 articles.

1. Batch Binary Edwards

2. Fast FPGA implementations of Diffie–Hellman on the Kummer surface of a genus-2 curve;koppermann,2017

3. Large multipliers with fewer DSP blocks

4. Asymmetric large size multipliers with optimised FPGA resource utilisation

5. Cryptography for Next Generation TLS

Cited by 12 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. GMC-crypto: Low latency implementation of ECC point multiplication for generic Montgomery curves over GF(p);Journal of Parallel and Distributed Computing;2024-11

2. A High Speed and Area Efficient Processor for Elliptic Curve Scalar Point Multiplication for GF(2 ^m );IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2024-08

3. Design and Evaluation of FPGA-Optimized Bangladesh Asymmetrical and Symmetrical Five-Term Karatsuba Multipliers;2024 3rd International Conference on Advancement in Electrical and Electronic Engineering (ICAEEE);2024-04-25

4. FPGA-Optimized Two-Term Karatsuba Multiplications for Large Integer Multiplications;2024 11th International Conference on Signal Processing and Integrated Networks (SPIN);2024-03-21

5. Efficient Error Detection Cryptographic Architectures Benchmarked on FPGAs for Montgomery Ladder;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2024