Affiliation:
1. Department of Electrical Engineering, Indian Institute of Technology Patna, Patna, India
Funder
Research and Development Project under the Visvesvaraya Ph.D. Scheme of Ministry of Electronics and Information Technology (MeitY), Government of India (GoI), by Digital India Corporation
MietY (GoI) through the Special Manpower Development Program for Chips to System Design (SMDP-C2SD) Project
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
General Engineering,General Materials Science,General Computer Science,Electrical and Electronic Engineering
Reference43 articles.
1. Reference spurs in an integer-N phase-locked loop: Analysis, modelling and design;kamal,2013
2. Design of CMOS Phase-Locked Loops
3. A 2.1-GHz PLL with ?80 dBc/?74 dBc reference spur based on aperture-phase detector and phase-to-analog converter;cai;Proc IEEE Asian Solid-State Circuits Conf,2011
4. The Delay-Locked Loop [A Circuit for All Seasons]
5. Jitter transfer characteristics of delay-locked loops - theories and design techniques
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献