Application Defined On-chip Networks for Heterogeneous Chiplets: An Implementation Perspective-Reference-Cited by-同舟云学术

Application Defined On-chip Networks for Heterogeneous Chiplets: An Implementation Perspective

Published:2022-04 Issue: Volume: Page:
ISSN:
Container-title:2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA)
language:
Short-container-title:

Author:

Wang Tianqi¹,Feng Fan¹,Xiang Shaolin¹,Li Qi¹,Xia Jing¹

Affiliation:

1. Huawei

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/9773179/9773180/09773184.pdf?arnumber=9773184

Reference29 articles.

1. Intelligent Deflection Routing in Buffer-Less Networks

2. Latency, Bandwidth and Power Benefits of the SuperCHIPS Integration Scheme

3. Dyxy: a proximity congestion-aware deadlock-free dynamic routing method for network on chip;li;Proceedings of the 43rd Annual Design Automation Conference,2006

4. Chiplet Heterogeneous Integration Technology—Status and Challenges

5. Remote control: A simple deadlock avoidance scheme for modular systems-on-chip;majumder;IEEE Transactions on Computers,2020

Cited by 8 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Designing Reconfigurable Interconnection Network of Heterogeneous Chiplets Using Kalman Filter;Proceedings of the Great Lakes Symposium on VLSI 2024;2024-06-12

2. ABSS: An Adaptive Batch-Stream Scheduling Module for Dynamic Task Parallelism on Chiplet-based Multi-Chip Systems;ACM Transactions on Parallel Computing;2024-03-11

3. Research on the Construction and Restricted H-Connectivity of a Novel Recursively Defined Structure;2024

4. Intelligent Codesign Strategy for Thermal Management and Cost Control of 3-D Integrated System With TTSV;IEEE Transactions on Electron Devices;2023-10

5. System and Design Technology Co-optimization of Chiplet-based AI Accelerator with Machine Learning;Proceedings of the Great Lakes Symposium on VLSI 2023;2023-06-05