Author:
Sureka N.,Porselvi R.,Kumuthapriya K.
Cited by
10 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Energy Efficient Vedic Multiplier;2024 IEEE International Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation (IATMSI);2024-03-14
2. Reducing Clock Power by Using the Clock Gating Technique;Techno-societal 2022;2023-09-23
3. Implementation of Efficient Vedic Multiplier and Its Performance Evaluation;Journal of Circuits, Systems and Computers;2023-09-07
4. FACCU: Enable Fast Accumulation for High-Speed DSP Systems;IEEE Transactions on Circuits and Systems II: Express Briefs;2022-12
5. Design of Precise Multiplier Using Inexact Compressor for Digital Signal Processing;Computer Systems Science and Engineering;2022