Author:
Ashutosh Garad,Jivan Musale,Shraddha Garad,Rahul Pawar
Publisher
Springer International Publishing
Reference11 articles.
1. Garcia, O. N., Glass, H., & Hames, S. C. (1978). An approximate and empirical study of the distribution of adder inputs and maximum carry length propagation. In 1978 IEEE 4th symposium on computer arithmetic (ARITH), pp. 97, 103, 25–27 October 1978.
2. Zhu, N., Goh, W.-L., Yeo, K.-S. (2009). An enhanced low-power high-speed adder for error-tolerant application. In ISIC’09. Proceedings of the 2009 12th international symposium on integrated circuits, pp. 69, 72, 14–16 December 2009.
3. Leem, L., Cho, H., Bau, J., Jacobson, Q. A., & Mitra, S. (2010). ERSA: Error resilient system architecture for probabilistic applications. In Design, automation & test in europe conference & exhibition (DATE), pp. 1560, 1565, 8–12 March 2010.
4. Surekha, N., Porselvi, R., & Kumuthapriya, K. (2013). An efficient high speed Wallace tree multiplier. In 2013 international conference on information communication and embedded systems (ICICES), pp. 1023, 1026, 21–22 February 2013.
5. Kaung, A. B., & Kang, S. H. (2012). Accuracy-configurable adder for approximate arithmetic designs. In Design automation conference (DAC), 2012 49th ACM/EDAC/IEEE, pp. 820, 825, 3–7 June 2012.