Author:
Lin Yen-Kai,Khandelwal Sourabh,Medury Aditya Sankar,Agarwal Harshit,Chang Huan-Lin,Chauhan Yogesh Singh,Hu Chenming
Funder
Semiconductor Research Corporation
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering,Electronic, Optical and Magnetic Materials
Cited by
13 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Compact Modeling of High Voltage Transistors;BSIM-Bulk MOSFET Model for IC Design - Digital, Analog, RF and High-voltage;2023
2. Leakage Current;BSIM-Bulk MOSFET Model for IC Design - Digital, Analog, RF and High-voltage;2023
3. Compact Models and the Road Leading to BSIM-BULK;BSIM-Bulk MOSFET Model for IC Design - Digital, Analog, RF and High-voltage;2023
4. FE/PE/DE gate stack enabling improved analog performance in partially Junction-less NCFETs;Microelectronics Journal;2022-10
5. Negative capacitance partially junction-less FET for hysteresis-free and improved analog performance;Japanese Journal of Applied Physics;2022-08-01