Reduced-Precision Floating-Point Arithmetic in Systolic Arrays with Skewed Pipelines-Reference-Cited by-同舟云学术

Reduced-Precision Floating-Point Arithmetic in Systolic Arrays with Skewed Pipelines

Published:2023-06-11 Issue: Volume: Page:
ISSN:
Container-title:2023 IEEE 5th International Conference on Artificial Intelligence Circuits and Systems (AICAS)
language:
Short-container-title:

Author:

Filippas Dionysios¹,Peltekis Christodoulos¹,Dimitrakopoulos Giorgos¹,Nicopoulos Chrysostomos²

Affiliation:

1. Democritus University of Thrace,Electrical and Computer Engineering,Greece

2. University of Cyprus,Electrical and Computer Engineering,Cyprus

Publisher

IEEE

Link

Reference31 articles.

1. A survey of quantization methods for efficient neural network inference;gholami,2021

2. Ten lessons from three generations shaped google’s tpuv4i: Industrial product;jouppi;Int Symp Computer Architecture (ISCA),2021

4. BFloat16: The secret to high performance on Cloud TPUs;wang;Google Cloud,2019

Cited by 6 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

3. Systolic Array Architecture for Educational Use;2023 27th International Conference on System Theory, Control and Computing (ICSTCC);2023-10-11

5. The Case for Asymmetric Systolic Array Floorplanning;2023 18th International Workshop on Cellular Nanoscale Networks and their Applications (CNNA);2023-09-28