Author:
Taniguchi M.,Yoshihara T.,Yamada M.,Shimotori K.,Nakano T.,Gamou Y.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering
Cited by
11 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. DRAM Circuits;VLSI Memory Chip Design;2001
2. Substrate-voltage control circuits for DRAMs at power-on timing;Electronics and Communications in Japan (Part II: Electronics);1992
3. A high-speed 64K×4 CMOS DRAM using on-chip self-timing techniques;IEEE Journal of Solid-State Circuits;1986-10
4. An experimental 80-ns 1-Mbit DRAM with fast page operation;IEEE Journal of Solid-State Circuits;1985-10
5. A 70 ns 256K DRAM with bit-line shield;IEEE Journal of Solid-State Circuits;1984-10