Author:
Fox J.,Surace G.,Thomas P.A.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Scheme for Reducing the Storage Requirements of FFT Twiddle Factors on FPGAs;The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology;2007-03-27
2. A chip set for pipeline and parallel pipeline FFT architectures;Journal of VLSI signal processing systems for signal, image and video technology;1994-10
3. Radix-2 FFT-pipeline architecture with reduced noise-to-signal ratio;IEE Proceedings - Vision, Image, and Signal Processing;1994
4. A cascadeable pipeline Fast Fourier Transform switch with built-in self-test;Microelectronics Journal;1992-05
5. A VLSI array processor for 16-point FFT;IEEE Journal of Solid-State Circuits;1991