1. Testing monolithic three-dimensional integrated circuits;kannan;U S Patent,2020
2. The hype, myths, and realities of testing 3D integrated circuits
3. IEEE Standard for Test Access Port and Boundary-Scan Architecture;IEEE Std 1149 1-2013 (Revision of IEEE Std 1149 1-2001),2013
4. IEEE Standard Testability Method for Embedded Core-based Integrated Circuits;IEEE Std 1500-2005,2005
5. IEEE Standard for Test Access Architecture for Three-Dimensional Stacked Integrated Circuits;IEEE Std 1838-2019,2020