Author:
Fuchs K.,Pabst M.,Rossel T.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Software
Cited by
36 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Novel Approach for the Reduction of Critical Paths in Static Timing Analysis Without Degradation in QOR;Lecture Notes in Electrical Engineering;2023
2. Delay Fault Testing of VLSI Circuits;Test Generation of Crosstalk Delay Faults in VLSI Circuits;2018-09-21
3. Sensitization Input Vector Impact on Propagation Delay for Nanometer CMOS ICs: Analysis and Solutions;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2014-07
4. Concurrent Path Selection Algorithm in Statistical Timing Analysis;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2013-09
5. Testability-Driven Statistical Path Selection;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2012-08