Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Cited by
8 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Symmetric and Programmable Multi-Chip Module for Low-Power Prototyping System;VLSI Design;2001-01-01
2. Moment-based techniques for RLC clock tree construction;IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing;1998
3. Planar clock routing for high performance chip and package co-design;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;1996-06
4. Computing inductive noise of CMOS drivers;IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B;1996
5. High-speed clock network sizing optimization based on distributed RC and lossy RLC interconnect models;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;1996