SER scaling and trends in planar submicron technology nodes
Author:
Chavali Krishna Mohan
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Electron induced SEU and MBU sensitivity of 20-nm planar and 16-nm FinFET SRAM-based FPGA;2020 20th European Conference on Radiation and Its Effects on Components and Systems (RADECS);2020-10