Clock-deskew buffer using a SAR-controlled delay-locked loop

Author:

Guang-Kaai Dehng ,June-Ming Hsu ,Ching-Yuan Yang ,Shen-Iuan Liu

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Cited by 57 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. An 8 GHz Semi-Digital DLL for CDR in High Speed SerDes Receivers;Proceedings of the 2024 5th International Conference on Computing, Networks and Internet of Things;2024-05-24

2. A Fast Locking All Digital Delay Locked Loop with wide operating frequency ranged from 0.5 GHz to 1.8 GHz in 40nm Process;2021 18th International SoC Design Conference (ISOCC);2021-10-06

3. A Survey of Optical and Electronic Delay Lines with a Case Study on Using Optical Delay Lines in 65 nm CMOS Optical Receivers;2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS);2020-08

4. Design of a Low-Power Linear SAR-Based All-Digital Delay-Locked Loop;2019 27th Iranian Conference on Electrical Engineering (ICEE);2019-04

5. Impact of Bias Temperature Instability (BTI) Aging Phenomenon on Clock Deskew Buffers;Journal of Electronic Testing;2019-03-19

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3