Author:
Takato H.,Sunouchi K.,Okabe N.,Nitayama A.,Hieda K.,Horiguchi F.,Masuoka F.
Cited by
76 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. In-Depth DTCO Analysis on Scaling Gate-All-Around Nanosheets/Nanowires for 20 Å Node and Beyond Technologies;IEEE Transactions on Electron Devices;2024-08
2. The Historical Development Of Non-Planar Devices;2024 International VLSI Symposium on Technology, Systems and Applications (VLSI TSA);2024-04-22
3. A New Revolution in Logic Silicon IC Technology: GAA FETs are Replacing FinFETs;2023 IEEE XVI International Scientific and Technical Conference Actual Problems of Electronic Instrument Engineering (APEIE);2023-11-10
4. Performance of vertical gate-all-around nanowire p-MOS transistors determined by boron depletion during oxidation;Solid-State Electronics;2023-02
5. Dynamic Flash Memory with Fast Block Refresh;2022 20th Non-Volatile Memory Technology Symposium (NVMTS);2022-12-07