Author:
Hong-Yi Huang ,Shih-Lun Chen
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. High-speed low-power on-chip global interconnects using low-swing self-timed regenerators;Microelectronics Journal;2016-12
2. Self-Timed Regenerators for High-Speed and Low-Power On-Chip Global Interconnect;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2008-06
3. Minimal-Power, Delay-Balanced Smart Repeaters for Global Interconnects in the Nanometer Regime;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2008-05
4. Delay-Balanced Smart Repeaters for On-Chip Global Signaling;20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07);2007-01