Author:
Rezaei Hossein,Aghli Moghaddam Soodeh,Rahmati Abdolreza
Reference15 articles.
1. J. S. Clarke, C. George, C. Jezewski, A. M. Caro, D. Michalak, J. Torres, Process technology scaling in an increasingly interconnect dominated world, IEEE Symp. On VLSI Techn. (VLSI-Tech.): Digest of Technical Papers, (June 2014) 1-2.
2. Self-timed regenerators for high-speed and low-power on-chip global interconnect;Singh;IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,2008
3. Boosters for driving long on-chip interconnects design issues, interconnect synthesis, and comparison with repeaters;Nalamalpu;IEEE Trans. Comput. Aided Des. Integr. Circuits Syst,2002
4. Interconnect accelerating techniques for sub-100-nm gigascale systems;Huang;IEEE Trans. Very Large Scale Integr. (VLSI) Syst,2004
5. Near speed-of light signaling over on-chip electrical interconnects;Chang;IEEE J. Solid-State Circuits,2003
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献