Systematic Design of an Approximate Adder: The Optimized Lower Part Constant-OR Adder-Reference-Cited by-同舟云学术

Systematic Design of an Approximate Adder: The Optimized Lower Part Constant-OR Adder

Published:2018-08 Issue:8 Volume:26 Page:1595-1599
ISSN:1063-8210
Container-title:IEEE Transactions on Very Large Scale Integration (VLSI) Systems
language:
Short-container-title:IEEE Trans. VLSI Syst.

Author:

Dalloo Ayad^ORCID,Najafi Ardalan^ORCID,Garcia-Ortiz Alberto^ORCID

Funder

Deutsche Forschungsgemeinschaft

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Hardware and Architecture,Software

Link

Cited by 79 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

2. A Convolutional Neural Network Inference Accelerator Design using Algorithmic Noise-Tolerance Technology;2023 IEEE 16th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC);2023-12-18

3. A Energy-Efficient Re-configurable Multi-mode Convolution Neuron Network Accelerator;2023 IEEE 16th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC);2023-12-18

4. Design of Approximate Full Adders for Error Resilient Applications;2023 International Conference on Computer and Applications (ICCA);2023-11-28