A 60-Mode High-Throughput Parallel-Processing FFT Processor for 5G/4G Applications-Reference-Cited by-同舟云学术

A 60-Mode High-Throughput Parallel-Processing FFT Processor for 5G/4G Applications

Published:2023-02 Issue:2 Volume:31 Page:219-232
ISSN:1063-8210
Container-title:IEEE Transactions on Very Large Scale Integration (VLSI) Systems
language:
Short-container-title:IEEE Trans. VLSI Syst.

Author:

Guo Yifan¹^ORCID,Wang Zhijun²^ORCID,Hong Qinzhi¹,Luo Hanqing²^ORCID,Qiu Xin³^ORCID,Liang Liping²

Affiliation:

1. Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China

2. School of Integrated Circuits, Beijing University of Posts and Telecommunications, Beijing, China

3. Beijing Key Laboratory of New Generation Radio Frequency Communication Chip Technology, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Hardware and Architecture,Software

Link

http://xplorestaging.ieee.org/ielx7/92/10019332/09997240.pdf?arnumber=9997240

Reference26 articles.

1. A Modified Signal Flow Graph and Corresponding Conflict-Free Strategy for Memory-Based FFT Processor Design

2. A High-Flexible Low-Latency Memory-Based FFT Processor for 4G, WLAN, and Future 5G

3. A 4096-Point Radix-4 Memory-Based FFT Using DSP Slices

4. A Generalized Conflict-Free Memory Addressing Scheme for Continuous-Flow Parallel-Processing FFT Processors With Rescheduling

5. A Novel Conflict-Free Parallel Memory Access Scheme for FFT Processors

Cited by 11 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Efficient Hardware Architecture Design of Radix-22 Fast Fourier Transform Using Coordinate Rotation Digital Computer;Journal of Circuits, Systems and Computers;2024-09-12

2. Design of a Low-Power Cryptographic Accelerator Under Advanced Encryption Standard;Journal of Circuits, Systems and Computers;2024-07-25

3. VLSI realization of hybrid fast fourier transform using reconfigurable booth multiplier;International Journal of Information Technology;2024-07-13

4. Low-Complexity VLSI Architecture for OTFS Transceiver Under Multipath Fading Channel;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2024-07

5. Novel Access Patterns Based on Overlapping Loading and Processing Times to Reduce Latency and Increase Throughput in Memory-based FFTs;2024 IEEE 31st Symposium on Computer Arithmetic (ARITH);2024-06-10