A 10-Gb/s 20-ps Delay-Range Digitally Controlled Differential Delay Element in 45-nm SOI CMOS-Reference-Cited by-同舟云学术

A 10-Gb/s 20-ps Delay-Range Digitally Controlled Differential Delay Element in 45-nm SOI CMOS

Published:2019-05 Issue:5 Volume:27 Page:1233-1237
ISSN:1063-8210
Container-title:IEEE Transactions on Very Large Scale Integration (VLSI) Systems
language:
Short-container-title:IEEE Trans. VLSI Syst.

Author:

Rehman Sami Ur^ORCID,Khafaji Mohammad Mahdi^ORCID,Carta Corrado,Ellinger Frank

Funder

Deutsche Forschungsgemeinschaft

German Ministry of Education and Science (BMBF) through the FAST-SPOT Project

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Hardware and Architecture,Software

Link

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

2. Design and Analysis of an Area and Power Efficient Programmable Delay Cell;2024 37th International Conference on VLSI Design and 2024 23rd International Conference on Embedded Systems (VLSID);2024-01-06

3. Area and Power Efficient Differential Programmable Delay Cell;2023 IEEE 20th India Council International Conference (INDICON);2023-12-14

5. Low-Power and High-Speed Design of FinFET-Based MCML Delay Element;Proceedings of First International Conference on Computational Electronics for Wireless Communications;2022