Author:
Kulkarni Roopa,Kulkarni S.Y.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Design and Implementation of Optimized Based 32-Bit Arithmetic and Logical Unit;2023 Global Conference on Information Technologies and Communications (GCITC);2023-12-01
2. Low Power Implementation of 32-Bit RISC Processor with Pipelining;Lecture Notes in Electrical Engineering;2018-07-31