1. Design of ion-implanted MOSFET`s with very small physical dimensions;Dennard;IEEE J. Solid-State Circuits,1974
2. Design and experimental technology for 0.1 μ m gate length low temperature operation FET`s;Sai-Halasz;IEEE Electron Device Lett.,1987
3. 3 V operating of 70 nm gate length MOSFET with new double punchthrough stopper structure;Hishimoto;Extended Abstracts of the 1992 International Conference on Solid State Devices and Materials, 1992, Tokyo, Japan,xxviii+772 ,,1992
4. A 40 nm gate length n -MOSFET;Ono;IEEE Trans. Electron Devices,1995
5. Transistor operation of 30 nm gate length EJ-MOSFETs;Kawaura;IEEE Electron Device Lett.,1998