Author:
Mahapatra Nihar R.,Dutt Shantanu
Subject
Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Theoretical Computer Science,Software
Reference14 articles.
1. Reconfiguration strategies for VLSI processor arrays and trees using a modified Diogenes approach;Belkhale;IEEE Trans. Comput.,1992
2. J. Bruck, R. Cypher, and C.-T. Ho, Fault-tolerant meshes with small degree, in Proc ACM Symp. Parallel Algorithms and Architectures, 1993, pp. 1–10.
3. The full-use-of-suitable-spares (FUSS) approach to hardware reconfiguration for fault-tolerant processor arrays;Chean;IEEE Trans. Comput.,1990
4. F. R. K. Chung, F. T. Leighton, and A. L. Rosenberg, Diogenes: A methodology for designing fault-tolerant VLSI processor arrays, in Proc. Thirteenth Fault Tolerant Comput. Symp., June 1983, pp. 26–31.
5. Some practical issues in the design of fault-tolerant multiprocessors;Dutt;IEEE Trans. Comput.,1992
Cited by
12 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献