Author:
Jiang Guiyuan,Wu Jigang,Sun Jizhou,Gao Yiyi
Subject
Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Theoretical Computer Science,Software
Reference36 articles.
1. D. Ajwani, S. Ali, J.P. Morrison, Graph partitioning for reconfigurable topology, in: Proceedings of the 2012 IEEE 26th International Parallel & Distributed Processing Symposium, IPDPS, Shanghai, China, May 2012, pp. 836–847.
2. NoC synthesis flow for customized domain specific multiprocessor systems-on-chip;Bertozzi;IEEE Trans. Parallel Distrib. Syst.,2005
3. L. Chen, S. Ravi, A. Raghunathan, S. Dey, A scalable software-based self-test methodology for programmable processors, in: Proceedings of IEEE/ACM Design Automation Conference, DAC 2003, 2003, pp. 548–553.
4. A comprehensive reconfiguration scheme for fault-tolerant VLSI/WSI array processors;Chen;IEEE Trans. Comput.,1997
5. J.H. Collet, M. Psarakis, P. Zajac, D. Gizopoulos, A. Napieralski, Comparison of fault-tolerance techniques for massively defective fine- and coarse-grained nanochips, in: Proceedings of 16th International Conference on Mixed Design of Integrated Circuits and Systems, MIXDES 2009, Lodz, Poland, June 2009, pp. 23–30.
Cited by
10 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献