1. S. G. Abraham, R. A. Sugumar, B. R. Rau, and R. Gupta, Predictability of load/store instruction latencies, in Proc. of MICRO-26, Dec. 1993, pp. 139–152.
2. E. Ayguadé, C. Barrado, A. González, J. Labarta, J. Llosa, D. López, S. Moreno, D. Padua, F. Reig, Q. Riera, and, M. Valero, Ictineo: A tool for research on ILP, in, Supercomputing 96, Research Exhibit ‘Polaris at Work.’
3. D. Bernstein, D. Cohen, A. Freund, and D. E. Maydan, Compiler Techniques for Data Prefetching on the PowerPC, in Proc. of PACT 95, 1995, pp. 19–26.
4. D. Callahan, K. Kennedy, and A. Porterfield, Software prefetching, in Proc. of IV-ASPLOS, April 1991, pp. 40–52.
5. C. Ding, S. Carr, and P. Sweany, Modulo scheduling with cache reuse information, in Proc. of the 3rd Euro-Par Conf., Aug. 1997, pp. 1079–1083.