Affiliation:
1. Department of ECE, Sree Vidyanikethan Engineering College, Tirupathi 517102, India
Abstract
The flip-flops are considered as major contributors to the power dissipation of the clocking system, which is made up of the clock provision network and storage elements (latches, flip-flops). The power- and delay-efficient new implicit-pulsed dual-edge triggering flip-flop circuit (IP-DETFF) is proposed with two latching stages by employing an implicit-pulse triggering, dual-edge clocking and reducing the number of clocked loads. This leads to the reduction of power consumption due to clock allocation tree (pclk-tree) and reduces the delay time. The dual-edge clocking technique is incorporated into this proposed design without an increment of the number of transistors and minimizes the operating frequency as half. This methodology is also employed in this proposed design to construct new latching part of the flip-flop circuit. The performance of proposed flip-flop is analyzed by simulating the circuit at 0.12[Formula: see text][Formula: see text]m CMOS (complementary metal oxide semiconductor) process technology. The simulation results show that the proposed design achieves power saving from 11.22% to 54.81%, improvement of speed from 67% to 71.50%, power-delay product (PDP) from 74.85% to 81.26 %, energy-delay product (EDP) from 87.86% to 92.4% and power-energy product (PEP) from 75.24% to 93.57% compared to the conventional flip-flops.
Publisher
World Scientific Pub Co Pte Lt
Subject
Applied Mathematics,Information Systems,Signal Processing
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. VLSI Implementation of Neural Systems;Advances in Systems Analysis, Software Engineering, and High Performance Computing;2023-06-16
2. Cyber Defence Based on Artificial Intelligence and Neural Network Model in Cybersecurity;2023 Eighth International Conference on Science Technology Engineering and Mathematics (ICONSTEM);2023-04-06
3. Design of Ternary Logic Circuits using Pseudo N-type CNTFETs;ECS Journal of Solid State Science and Technology;2022-11-01
4. Delay Flip Flop based Phase Frequency Detector for Power Efficient Phase Locked Loop Architecture;2022 International Conference on Electronics and Renewable Systems (ICEARS);2022-03-16
5. A low power consumption and cost-efficient SEU-tolerant pulse-triggered flip-flop design;IEICE Electronics Express;2021-09-10