Author:
Yu Hairong,Li Guohui,Li Jianjun,Shu Lihchyun
Funder
National Natural Science Foundation of China
China Postdoctoral Science Foundation
China Postdoctoral Science Special Foundation
Publisher
Oxford University Press (OUP)
Reference33 articles.
1. Olukotun K. , Hammond L. and Laudon J. (2007) Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency. Morgan & Claypool Press, Madison.
2. Ottoni G. and August D.I. (2007) Global Multi-Threaded Instruction Scheduling. Proc. MICRO07, Chicago, IL, December 1–5, pp. 56–68. IEEE, Washington.
3. Vachharajani N.A. (2008) Intelligent Speculation for Pipelined Multithreading. Princeton University, Princeton, NJ.
4. Bridges M.J. (2008) The Velocity Compiler: Extracting Efficient Multicore Execution from Legacy Sequential Codes. Princeton University, Princeton, NJ.
5. Allen R. and Kennedy K. (2002) Optimizing Compilers for Modern Architectures. Morgan Kaufmann, San Francisco.