1. The International Technology Roadmap for Semiconductors, Semiconductor Industry Association, 2001, for the most recent updates see: http: /public. itrs. net.
2. S.M. Sze, Physics of Semiconductor Devices, 2nd ed., Wiley, New York, (1981).
3. H. Iwai, S. Ohmi, S. Akama, C. Ohshima, A. Kikuchi, I. Kashiwagi, J. Taguchi, H. Yamamoto, J. Tonotani, Y. Kim, I. Ueda, A. Kuriyama and Y. Yoshihara, invited paper: Advanced Gate Dielectric Materials for sub-100 nm CMOS, IEDM 2002, San Fransisco.
4. G.D. Wilk, R.M. Wallace, J.M. Anthony, J. Appl. Phys. 89 (2001), p.5243.
5. N. Yanagiya et al., invited paper: 65 nm CMOS Technology with High Density Embedded Memories for Broadband Microprocessor Applications, IEDM 2002, San Fransisco.