Affiliation:
1. National Institute of Technology Raipur
Abstract
Chemical mechanical planarization (CMP) is recognized to be one of the finest polishing techniques which provides a smooth and globally planarized metal surface in the field of semiconductor device manufacturing. This process aids in material removal followed with a well finished and planarized surface by a combination of both chemical and mechanical action imparted by oxidizer and abrasive particle respectively. Semiconductor device manufacturing process is an amalgamation of two sub processes i.e. front end of line (FEOL) and back end of line (BEOL). The whole process consists of different segments comprising of several types of material that need to be planarized. The slurry components play an imperative role in metal CMP. It comprises abrasive, oxidizer, and several additives such as complexing agent, corrosion inhibitor, pH adjustor, slurry stabilizer, etc. and each imparts diverse impact on the material needs to be polished. One of the main topics of concern in this area is the removal rate selectivity of interconnects metal to the barrier layer metal. Thus, the reported review work efforts to emphasize the planarization of barrier layer materials, the various key ingredients employed in metal CMP and removal rate selectivity between interconnects and barrier layer metal.
Publisher
Trans Tech Publications, Ltd.
Subject
Mechanical Engineering,Mechanics of Materials,General Materials Science
Reference56 articles.
1. M. Krishnan, J.W. Nalaskowski, L.M. Cook, Chemical mechanical planarization: slurry chemistry, materials, and mechanisms, Chem. Rev. 110 (2010) 178-204.
2. P. B. Zantye, A. Kumar, A. K. Sikder, Chemical mechanical planarization for microelectronics applications. Materials Science and Engineering: R: Reports, 45(3-6) (2004) 89-220.
3. J. W. Mayer, S. S. Lau, Electronic materials science: for integrated circuits in Si and GaAs, Macmillan, New York, (1990).
4. J.G. Ryan, R.M. Geffken, N.R. Poulin, J.R. Paraszczak, The evolution of interconnection technology at IBM, IBM J. Res. Dev. 39 (1995) 371-381.
5. R.J. Baker, CMOS: circuit design, layout, and simulation, John Wiley & Sons, (2019).
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献