Affiliation:
1. Hebei University of Science and Technology
Abstract
With the rapid development of electronic science and computer science, the large scale integrated circuit applied in the military, economic and social life is more and more widely. Because the DDR SDRAM has twice the SDRAM memory data rate, now has been widely used. The DDR memory controller design for the DDR SDRAM and the connection between the FPGA provides a solution [3]. This paper analyzes the current international technology trends and storage controller DDR2 SDRAM controller detailed technical specifications. DDR2 SDRAM controller configuration based on register information units, with automatic initialization, to determine priorities, to generate the DDR2 command sequence, and other functions, also can undertake signal control and data reading and writing.
Publisher
Trans Tech Publications, Ltd.
Reference8 articles.
1. Wolf w．Modem VLSI Design：System-on-Chip Design．Upper Saddle River：Prentice Hall PTR. Vol. 81 (2002), pp.25-42.
2. Patterson D, Anderson T, Cardwell N. A Case for Intelligent RAM: IRAM[J]. IEEE MICRO, Vol. 02 (1997), p.34– 44.
3. Wulf W A, McKee S A. Hitting the Memory Wall: Implications of the Obvious[J]. Computer Architecture News, Vol. 98 (1995), p.20 – 24.
4. Lin W F, Reinhardt S K, Burger D. Reducing DRAM Latencies with an Integrated Memory Hierarchy Design[A]. Vol. 103 (2001), pp.301-312.
5. Douglas J．Smith．A practical guide for designing，synthesizing and simulating ASICs and FPGAs using VHDLor Verilog. Vol. 98 (2003), p.32 – 67.